Xilinx V2.1 Manual de usuario Pagina 71

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 148
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 70
DSP 71
Xilinx Blocks
Block Interface
The CIC Block has one input and one output port. The input port can be between 1
and 32 bits (inclusive).
The twobasic building blocks of aCIC filter arethe integrator and the comb. A single
integrator is a single-pole IIR filter with a transfer function of:
H(z) = (1 – z
-1
)
-1
The integrator’s unity feedback coefficient is y[n] = y[n-1] + x[n].
A single comb filter is an odd-symmetric FIR filter described by:
y[n] = x[n] – x[n – RM]
M is the differential delay selected in the block parameterization GUI, and R is the
selected integer rate change factor. The transfer function for a single comb stage is
H(z) = 1 –z
-RM
As seenin thetwo figures below, theCIC filtercascades Nintegrator sections together
with N comb sections. To keep the integrator and comb structures independent of
rate change, a rate change block (i.e., an up-sampler or down-sampler) is inserted
between the sections. In the interpolator, the up-sampler causes a rate increase by a
factor of R by inserting R-1 zero-valued samples between consecutive samples of the
comb section output. In the decimator, the down-sampler reduces the sample rate by
a factor of R by taking subsamples of the output from the last integrator stage.
Figure 3-46: Pipelined decimator and interpolator
Vista de pagina 70
1 2 ... 66 67 68 69 70 71 72 73 74 75 76 ... 147 148

Comentarios a estos manuales

Sin comentarios